

FIG.1A




FIG.1B




FIG. 2




FIG.3A




FIG.3B




FIG.4A




FIG.4B

[ n = odd ]

	$V_1$	$V_2$	$V_3$	$V_4$	$V_5$	$V_6$	.....	$V_n$
NAND <sub>OUT</sub>	$O_1$	$O_2$	$O_3$	$O_4$	$O_5$	$O_6$	.....	$O_n$
VData	1	1	1	1	1	1	.....	1
NAND <sub>OUT</sub>	0	1	0	1	0	1	.....	0
VData	1	1	1	0	1	1	.....	1
NAND <sub>OUT</sub>	0	1	0	1	0	1	.....	0
VData	0	1	1	0	1	1	.....	1
NAND <sub>OUT</sub>	1	0	1	1	0	1	.....	0
VData	0	0	1	0	1	1	.....	1
NAND <sub>OUT</sub>	1	1	0	1	0	1	.....	0
VData	0	0	0	1	1	1	.....	1
NAND <sub>OUT</sub>	1	1	1	0	1	0	.....	1
VData	0	0	0	1	0	1	.....	1
NAND <sub>OUT</sub>	1	1	1	0	1	0	.....	1
VData	0	0	0	1	0	0	.....	1
NAND <sub>OUT</sub>	1	1	1	0	1	1	.....	0

FIG.5A

[ n = odd ]

	V <sub>1</sub>	V <sub>2</sub>	V <sub>3</sub>	V <sub>4</sub>	V <sub>5</sub>	V <sub>6</sub>	.....	V <sub>n</sub>
NAND <sub>OUT</sub>	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>	O <sub>4</sub>	O <sub>5</sub>	O <sub>6</sub>	.....	O <sub>n</sub>
VData	1	1	1	0	1	1	.....	1
NAND <sub>OUT</sub>	0	1	0	1	0	1	.....	0
VData	0	1	1	0	1	1	.....	1
NAND <sub>OUT</sub>	1	0	1	1	0	1	.....	0
VData	0	0	1	0	1	1	.....	1
NAND <sub>OUT</sub>	1	1	0	1	0	1	.....	0
VData	0	0	0	0	1	1	.....	1
NAND <sub>OUT</sub>	1	1	1	1	0	1	.....	0
VData	0	0	0	0	1	1	.....	1
NAND <sub>OUT</sub>	1	1	1	1	0	1	.....	0
VData	0	0	0	0	0	1	.....	1
NAND <sub>OUT</sub>	1	1	1	1	1	0	.....	1

FIG.5B

[ n = odd ]

	V <sub>1</sub>	V <sub>2</sub>	V <sub>3</sub>	V <sub>4</sub>	V <sub>5</sub>	V <sub>6</sub>	.....	V <sub>n</sub>
NAND <sub>OUT</sub>	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>	O <sub>4</sub>	O <sub>5</sub>	O <sub>6</sub>	.....	O <sub>n</sub>
VData	1	1	1	1	1	1	.....	1
NAND <sub>OUT</sub>	0	1	0	1	0	1	.....	0
VData	0	1	1	1	1	1	.....	1
NAND <sub>OUT</sub>	1	0	1	0	1	0	.....	1
VData	0	0	1	1	1	1	.....	1
NAND <sub>OUT</sub>	1	1	0	1	0	1	.....	0
VData	0	0	0	1	1	1	.....	1
NAND <sub>OUT</sub>	1	1	1	0	1	0	.....	1
VData	0	0	0	1	1	1	.....	1
NAND <sub>OUT</sub>	1	1	1	0	1	0	.....	1
VData	0	0	0	1	0	1	.....	1
NAND <sub>OUT</sub>	1	1	1	0	1	0	.....	1
VData	0	0	0	1	0	0	.....	1
NAND <sub>OUT</sub>	1	1	1	0	1	1	.....	0

FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D




FIG. 6E

